A new 2-D systolic digital filter architecture without global broadcast

نویسنده

  • L.-D. Van
چکیده

In this paper, we propose two-dimensional (2-D) systolic-array infinite-impulse response (IIR) and finite-impulse response (FIR) digital filter architectures without global broadcast, by the hybrid of a modified reordering scheme and a new systolic transformation. This architecture has local broadcast, lower-quantization error, and zero latency without sacrificing the number of multipliers, as well as delay elements under the satisfactory critical period. Furthermore, we extend this new architecture to a useful 2-D systolic cascade-form architecture and provide the comprehensive error analysis for the proposed architectures.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A new VLSI architecture without global broadcast for 2-D digital filters

In this paper, we propose the new two-dimensional (2-D) systolic-array structures of IIR/FIR digital filters without global broadcast by the different derivation and another systolic transformation. For more practical considerations, we further provide a detailed block diagram of a 2-D FIR filter using recently proposed multiplier to reduce the roundoff quantization error in the logic-gate leve...

متن کامل

General formulation of shift and delta operator based 2-D VLSI filter structures without global broadcast and incorporation of the symmetry

Abstract Having local data communication (without global broadcast of signals) among the elements is important in very large scale integration (VLSI) designs. Recently, 2-D systolic digital filter architectures were presented which eliminated the global broadcast of the input and output signals. In this paper a generalized formulation is presented that allows the derivation of various new 2-D V...

متن کامل

An improved systolic architecture for 2-D digital filters

An improved systolic architecture for two-dimensional infinite-impulse-response (IIR) and finite-impulse-response (FIR) digital filters is presented. Comparisons with recently published work 121, [3] are made. When compared with the architecture in [2], a substantial reduction in the number of delay elements is observed. This reduction is of the order of 10’ for a 2-D IIR filter and equals N + ...

متن کامل

An Efficient Systolic Architecture for the DLMS Adaptive Filter and Its Applications

In this paper, we propose an efficient systolic architecture for the delay least-mean-square (DLMS) adaptive finite impulse response (FIR) digital filter based on a new tree-systolic processing element ( ) and an optimized tree-level rule. Applying our tree-systolic , a higher convergence rate than that of the conventional DLMS structures can be obtained without sacrificing the properties of th...

متن کامل

A Single-chip Pipelined 2-d Fir Filter Using Residue Arithmetic

I. ABSTRACT Presented in this paper are novel circuits for residue arithmetic, which have been configured t o form a 3x3 finite impulse response filter with programmable Coefficients. The filter has a pipelined architecture and includes testability in the form of scan path. Area efficient circuits for residue adders, subtractors and binary-to-residue converters have been designed. An encoding s...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:
  • IEEE Trans. VLSI Syst.

دوره 10  شماره 

صفحات  -

تاریخ انتشار 2002